Normal view MARC view
  • Reese, Robert

Reese, Robert(Personal Name)

Number of records used in: 1
Preferred form: Reese, Robert

Machine generated authority record

Work cat.: (IN-BhIIT)15002: Reese, Robert Author, Introduction to logic synthesis using verilog HDL /, 2022.

Central Library, Indian Institute of Technology Bhubaneswar, 4th Floor, Administrative Building, Argul, Khordha, PIN-752050, Odisha, India
Phone: +91-674-7138750 | Email: circulation.library@iitbbs.ac.in (For circulation related queries),
Email: info.library@iitbbs.ac.in (For other queries)