Introduction to logic synthesis using verilog HDL / (Record no. 15002)

MARC details
000 -LEADER
fixed length control field 01865 a2200277 4500
001 - CONTROL NUMBER
control field TB12457
003 - CONTROL NUMBER IDENTIFIER
control field IN-BhIIT
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20260508183600.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 250402b |||||||| |||| 00| 0 eng d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9783031797422 (PBK.)
040 ## - CATALOGING SOURCE
Original cataloging agency IN-BhIIT
041 ## - LANGUAGE CODE
Language code of text eng
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 621.395
Book number REE/I
100 ## - MAIN ENTRY--AUTHOR NAME
Personal name Reese, Robert
Relator term Author
245 ## - TITLE STATEMENT
Title Introduction to logic synthesis using verilog HDL /
Statement of responsibility, etc by Robert B. Reese and Mitchell A. Thornton
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)
Place of publication Morgan :
Name of publisher Springer,
Year of publication 2022.
300 ## - PHYSICAL DESCRIPTION
Number of Pages Vii, 75 p. :
Other physical details(ill.) ill. ;
Dimensions(size) 28 cm
504 ## - BIBLIOGRAPHY, ETC. NOTE
Bibliography, etc Includes bibliographical references and index.
520 ## - SUMMARY, ETC.
Summary, etc Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizable Verilog HDL are also discussed along with methods for avoiding them. The target audience is anyone with a basic understanding of digital logic principles who wishes to learn how to model digital systems in the Verilog HDL in a manner that also allows for automatic synthesis. A wide range of readers, from hobbyists and undergraduate students to seasoned professionals, will find this a compelling and approachable work. The book provides concise coverage of the material and includes many examples, enabling readers to quickly generate high-quality synthesizable Verilog models.
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical Term Electronic digital computers
General subdivision Circuits
Topical Term Logic circuits
Topical Term Logic design
Topical Term Digital integrated circuits
700 ## - ADDED ENTRY--PERSONAL NAME
Personal name Thornton, Mitchell A.
Relator term Joint author
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type Text Book
Koha issues (borrowed), all copies 1
Holdings
Withdrawn status Lost status Damaged status Not for loan Collection code Home library Current library Date acquired Source of acquisition Cost, normal purchase price Full call number Accession Number Cost, replacement price Price effective from Koha item type
Not withdrawn Not Lost not damaged     Central Library, IIT Bhubaneswar Central Library, IIT Bhubaneswar 11/03/2025 52 1857.54 621.395 REE/I TB12459 2544.57 11/03/2025 Text Book
Not withdrawn Not Lost not damaged     Central Library, IIT Bhubaneswar Central Library, IIT Bhubaneswar 11/03/2025 52 1857.54 621.395 REE/I TB12455 2544.57 11/03/2025 Text Book
Not withdrawn Not Lost not damaged     Central Library, IIT Bhubaneswar Central Library, IIT Bhubaneswar 11/03/2025 52 1857.54 621.395 REE/I TB12457 2544.57 11/03/2025 Text Book
Not withdrawn Not Lost not damaged     Central Library, IIT Bhubaneswar Central Library, IIT Bhubaneswar 11/03/2025 52 1857.54 621.395 REE/I TB12454 2544.57 11/03/2025 Course Reserve
Not withdrawn Not Lost not damaged     Central Library, IIT Bhubaneswar Central Library, IIT Bhubaneswar 11/03/2025 52 1857.54 621.395 REE/I TB12458 2544.57 11/03/2025 Text Book
Not withdrawn Not Lost not damaged     Central Library, IIT Bhubaneswar Central Library, IIT Bhubaneswar 11/03/2025 52 1857.54 621.395 REE/I TB12456 2544.57 11/03/2025 Text Book
Not withdrawn Not Lost not damaged     Central Library, IIT Bhubaneswar Central Library, IIT Bhubaneswar 11/03/2025 52 1857.54 621.395 REE/I TB12460 2544.57 11/03/2025 Text Book

Central Library, Indian Institute of Technology Bhubaneswar, 4th Floor, Administrative Building, Argul, Khordha, PIN-752050, Odisha, India
Phone: +91-674-7138750 | Email: circulation.library@iitbbs.ac.in (For circulation related queries),
Email: info.library@iitbbs.ac.in (For other queries)