TY  - GEN
AU  - Stuart Sutherland
TI  - RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design
SN  - 9781546776345
PY  - 2017///
PB  - Sutherland HDL
ER  -