Stuart Sutherland <br/><br/>
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design 

 -  Sutherland HDL  2017 
<br/><br/><label>ISBN: </label>9781546776345