Image from Google Jackets

Multi-net optimization of VLSI Interconnect / Konstantin Moiseev, Avinoam Kolodny and Shmuel Wimer

By: Contributor(s): Material type: TextTextLanguage: English Publication details: New York : Springer, 2015.Description: xvi, 233 p. : ill. ; 24 cmISBN:
  • 9781493942626
Subject(s): DDC classification:
  • 621.3815 MOI/M
Summary: This book examines design and migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects, covering scaling-dependent models for interconnect power, interconnect delay and crosstalk noise, plus design optimization problems.
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Home library Collection Call number Status Date due Barcode Item holds
Technical Reference Book Technical Reference Book Central Library, IIT Bhubaneswar Central Library, IIT Bhubaneswar SES 621.3815 MOI/M (Browse shelf(Opens below)) Available 9650
Total holds: 0

This book examines design and migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects, covering scaling-dependent models for interconnect power, interconnect delay and crosstalk noise, plus design optimization problems.

There are no comments on this title.

to post a comment.

Central Library, Indian Institute of Technology Bhubaneswar, 4th Floor, Administrative Building, Argul, Khordha, PIN-752050, Odisha, India
Phone: +91-674-7138750 | Email: circulation.library@iitbbs.ac.in (For circulation related queries),
Email: info.library@iitbbs.ac.in (For other queries)

Powered by Koha