Digital systems design with VHDL and synthesis : an integrated approach/ K. C. Chang
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
- 9788126511129
- 621.392 CHA/D
Item type | Current library | Home library | Call number | Status | Date due | Barcode | Item holds | |
---|---|---|---|---|---|---|---|---|
![]() |
Central Library, IIT Bhubaneswar | Central Library, IIT Bhubaneswar | 621.392 CHA/D (Browse shelf(Opens below)) | Available | TB9352 |
Total holds: 0
Browsing Central Library, IIT Bhubaneswar shelves Close shelf browser (Hides shelf browser)
No cover image available | ||||||||
621.392 BHA/A A VHDL synthesis primer / | 621.392 BHA/A A VHDL synthesis primer / | 621.392 BRO/F Fundamentals of digital logic with Verilog design / | 621.392 CHA/D Digital systems design with VHDL and synthesis : an integrated approach/ | 621.392 DHI/A Architecture and compiler enhancements for silago : a CGRA framework for efficient computing / | 621.392 JAS/E Effective coding with VHDL : | 621.392 PAD/T Design through Verilog HDL / |
There are no comments on this title.
Log in to your account to post a comment.