Normal view
MARC view
- Stuart Sutherland
Stuart Sutherland (Personal Name)
Machine generated authority record.
Work cat.: (IN-BhIIT)12701: Stuart Sutherland, RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design, 2017